# Digital Lab – Expt-3 Full/Half Adder using NAND only

**Half Adder using NAND gate only**

———————————————————————————

**Full Adder using NAND gate only**

To construct a full adder circuit, we’ll need three inputs and two outputs. Since we’ll have both an input carry and an output carry, we’ll designate them as C_{IN} and C_{OUT}. At the same time, we’ll use S to designate the final Sum output. The resulting truth table is shown to the right.

Hmmm. This is looking a bit messy. It looks as if C_{OUT} may be either an AND or an OR function, depending on the value of A, and S is either an XOR or an XNOR, again depending on the value of A. Looking a little more closely, however, we can note that the S output is actually an XOR between the A input and the half-adder SUM output with B and C_{IN} inputs. Also, the output carry will be true if any two or all three inputs are logic 1.

What this suggests is also intuitively logical: we can use two half-adder circuits. The first will add A and B to produce a partial Sum, while the second will add C_{IN} to that Sum to produce the final S output. If either half-adder produces a carry, there will be an output carry. Thus, C_{OUT} will be an OR function of the half-adder Carry outputs. The resulting full adder circuit is shown here ( fig 3.2).

fig 3.2

Truth Table

INPUTS | OUTPUTS | |||
---|---|---|---|---|

A | B | C_{IN} |
C_{OUT} |
S |

0 | 0 | 0 | 0 | 0 |

0 | 0 | 1 | 0 | 1 |

0 | 1 | 0 | 0 | 1 |

0 | 1 | 1 | 1 | 0 |

1 | 0 | 0 | 0 | 1 |

1 | 0 | 1 | 1 | 0 |

1 | 1 | 0 | 1 | 0 |

1 | 1 | 1 | 1 | 1 |

fig 3.3

Using only NAND gates

**DESIGN CIRCUITS AND TEST YOUSELF USING LOGIC SIM SIMULATOR**

LogicSIM Simulator ( EXE ) : logisim-win-2.7.1.exe

HALF & FULL ADDER CIRCUIT : ADDER_NAND.circ

Run the LogicSic exe, File-Open the “CIRC” file. Play around with and find how the logicsim works.

Posted on February 6, 2009, in Logic System Design and tagged half adder full adder nand xor only. Bookmark the permalink. 15 Comments.

how you reach to such diagram of full adder by using nand gate only .

you websate i s good keep it up .just include circiuts using two bit binary full adder

Thanks a tonne. Helped me for my Digital Logic Lab Exam tomorrow.

I sometimes wonder what’s wrong with using AND,OR when you can design a simple logic than using NAND and NOR which are sometimes hard to grasp

it’s too interesting & too brief.

How thoughts will come to reach the full adder ckt using NAND gate?

in half-adder using nand gates what is the truth table…please!!

😀

properly described

Truth table will be same as the NORMAL HALF ADDER Truth Table. :)… Using NAND will change only the crkt design.. not the truth table 🙂

A B | C S

—————-

1 1 | 1 0

1 0 | 0 1

0 1 | 0 1

0 0 | 0 0

—————-

You wil be using the 7400 for the AND logic. Redraw the logic gates using the 2 sections of NAND in place of AND.

help please!!!!!

nice ckt diagram…its too easy to learn….:) 🙂

it really helped me a lot………….

🙂

happy

IMPLEMENT IT IN MICROWIND USING 4 NAND GATE

i think what we have here now is enough for all beginners!

good to know that 🙂